Abstract-We report on measurements and modeling of FE HfZrO/SiO2 Ferroelectric-Dielectric (FE-DE) FETs which indicate that many of the phenomena attributed to Negative Capacitance can be explained by a delayed response of ferroelectric domain switching -referred to as Transient Negative Capacitance (TNC). No traversal of the stabilized negative capacitance branch is required. Modeling is used to correlate the hysteretic properties of the ferroelectric material to the measured transient and subthreshold slope (SS) behavior. It is found that steep SS can be understood as a transient phenomenon, present when significant polarization changes occur. The experimental signature of TNC is investigated, and guidelines for detecting it in measured data are outlined. The technological implications of FE polarization switching are investigated, and it is found that NCFETs relying on it are not suitable for high performance CMOS logic, due to voltage, frequency, and hysteresis limitations. Requirements for experimental evidence of stabilized S-curve behavior are summarized.
I. INTRODUCTION
N EGATIVE capacitance has been postulated theoretically [1] and extensively studied experimentally ( [2] , [4] , [5] ). The theoretical basis for Negative Capacitance (NC) is an assumed Energy-Charge (U-Q) relationship with a region of negative curvature (U-Q ansatz) [1] . As a consequence of the negative curvature, a switching path with negative capacitance (Fig. 1a) becomes available. This is in contrast to the standard Preisach model of a ferroelectric capacitor (Fig. 1b) . However, this path is unstable and not directly observable in stand-alone FeCaps. Arguments have been made [1] that this unstable path can be stabilized by connecting the FeCap in series with a standard (positive U-Q curvature) capacitor which satisfies specific matching criteria [9] , thereby making the negative capacitance branch traversable. As a consequence, using such a capacitor arrangement in the gate stack of a FET would result in increased stack capacitance and sub-60 mV/dec subthreshold slope ( [1] , [2] ). However, precisely how the stabilized state is established at the microscopic level is unclear at the present, and challenging to explain. In the face of this difficulty, the goal of this paper is to investigate whether some of the key experimental findings, including sub-60 mV/dec SS, can in fact be reproduced without the U-Q ansatz, consequently doing away with the need for a microscopic model of the stabilized state. In this work, which is an extended version of [3] (adding additional explanatory material), the alternative conceptual model proposed is simply a Preisach Ferroelectric ( [10] , [11] ) with slow ferroelectric (FE) switching dynamics. The presence of slow switching dynamics of ferroelectric domains is itself well known and characterized, with little ambiguity with regards to the microscopic model ( [13] , [14] , [15] ).
II. MODELING AND PULSE-BASED VERIFICATION
The overall model for the FeCap consists of two components: a delayed ferroelectric polarization capacitance, and a quasistatic non-ferroelectric capacitance. The ferroelectric response is delayed due to the intrinsic switching dynamics of the Fe domains, while the non-ferroelectric component is governed by fast electronic polarization. The ferroelectric response is modeled as a quasistatic Preisach FeCap combined with an explicit delay, using a dynamic turning-point model to describe the hysteresis (Fig. 2, top) . In this work, the delay is assumed to be due to the internal switching dynamics of ferroelectric domains, but no attempt is made to explain the detailed microscopic origin [15] . The quasistatic parameters of the FeCap model are calibrated using the data of [5] , as shown in Fig. 2 . In this work, V int (Fig. 2) is governed by a first-order delay of the applied voltage across the FeCap, using a form of Merz's Law. (Fig. 2, inset) . The free charge on the capacitor plates is assumed to be quasi-static w.r.t. the total polarization (valid for continuum model and normal CMOS operation).
The applicability of the model is tested by comparing predictions to pulse-train data of [5] . For bipolar switching, the square waveform ranges from -VDD to +VDD, exercising both the positive and negative domain switching thresholds. Both the measured data and simulation (Fig. 3 ) exhibit an initial voltage spike, followed by a more gradual rise to the peak pulse voltage. Arguing from the standpoint of a delayed ferroelectric response, the "spike" behavior can be understood as follows. The voltage across the stack initially rises quickly, with only the non-ferroelectric polarization responding. A µs or so later, the ferroelectric domains begin to switch, and the polarization increases dramatically. This is balanced by by an increase in current, which in turn drops more voltage across the access resistor, resulting in a brief drop in the voltage across the stack. The voltage then gradually rises as additional ferroelectric domains switch and the capacitors absorbs more charge. The P-V trajectory (Fig. 3, right) shows regions of Transient Negative Capacitance (TNC) where the voltage across the stack is decreasing. Additional insight into the switching behavior is gained by examining the VDD behavior of the switching in Fig. 3 . It is apparent that the "spike" effect is diminishing with decreasing pulse amplitude. While quite pronounced at 5V, it is completely absent at 2V (data and model). The reason is that at low pulse voltages the voltage drop across the FeCap is too small to trigger ferroelectric domains. From Fig. 2 , it is evident that very little ferroelectric switching happens in the voltage range of [-1.5V, 1.5V], which is the approximate voltage range across the FeCap during the 2V pulse. In the Verilog-A model, the delay is associated only with ferroelectric switching, so absent switching, there is negligible delay (and hence no spike).
For unipolar switching, the square input waveform is modified to range from 0 to VDD. The results are qualitatively different than for the bipolar case. As can be seen in Fig. 4 , the "spike" is observed only on the first unipolar pulse of the waveform. Subsequent pulses exhibit no spike at any voltage. This behavior is reproduced in simulation. The reason for the behavior of the stack voltage is apparent from Fig. 4 (bottom) . While the polarization undergoes large changes during bipolar switching, the only large polarization change during unipolar switching is during the transition from bipolar to unipolar mode. After this initial pulse, the FeCap operates on a tight minor loop, and the polarization changes are small and mostly due to non-ferroelectric polarization. As previously discussed, non-ferroelectric polarization is essentially quasistatic, so there is a negligible amount of delayed polarization. Hence, no spike is produced. [5] and simulated transient response for the ferroelectric capacitor stack to unipolar square-wave pulses is shown (left). The stack is initialized by a sequence of bipolar pulses (shaded blue region), followed by a sequence of unipolar pulses. On the first unipolar pulse, the "anomalous" spike is observed. On subsequent pulses, the spike is absent. The P-V trajectory is shown on the bottom; unipolar pulsing is seen to produce a tight minor loop with negligible ∆P .
III. IMPACT ON SUBTHRESHOLD SLOPE
The technological impetus for investigating the NC-effect is the potential improvement in FET subthreshold slope (SS). As argued in [1] , a negative capacitance gate layer can result in a sub-60 mV/dec SS, by introducing "amplification" into the surface potential (ψ). Specifically, if the applied gate bias is V g , the long channel slope of the I d -V g curve is proportional to dψ/dV g . With ordinary capacitors, this derivative is never greater than unity (equal to unity only for long-channel, fullydepleted devices). As shown in [1] , NC effects can push the derivative beyond unity, thereby reducing the SS below the usual theoretical limit.
A. Conceptual Model
In order to gain insight into the effect of the non QuasiStatic TNC behavior of FeCaps, a simple conceptual model is considered first. The charge on the FeCap is a non QuasiStatic (NQS) function of voltage and time, having an explicit temporal dependence due to internal polarization dynamics. In terms of a circuit element description, the NQS FeCap must therefore be modeled as shown in Fig. 5 (left). The form of the NQS current component in the circuit model of Fig. 5 is governed by the polarization dynamics of the FeCap and depends on the details of the model used. Using the previously described model, the current response to a voltage ramp is shown in Fig. 5 (right) . 
It should be noted that all the C F E and C M OS terms in the above equations are functions of the instantaneous voltages across the corresponding capacitors (but not explicitly functions of time; this is handled by the NQS current term ∂Q F E ∂t ), and are not considered to be constant. Dividing through by the derivative terms and approximating increments using ∆V ≈ dV dt ∆t, one obtains:
Since Eqn. ∂Q F E ∂t → 0). In this case, the amplification is always less than unity, approaching unity in the limit of C F E >> C M OS . This is the "normal" MOS regime, in which SS > 60 mV/dec. It should be noted that this result holds for arbitrary non-linear capacitive behavior of C F E and C M OS ; the only requirement for "normal" MOS behavior is the quasi-static condition. With non quasi-static conditions, however, the 2nd term must be taken into account, as highlighted in Fig. 6 . For cases where
is positive (and assuming that dVapp dt is positive), amplification is increased. It should also be noted that the mere presence of the NQS term in Eqn. 4 and Fig. 6 does not guarantee that amplification exceeds unity. Only if the 2nd term is sufficiently large and positive can amplification exceed unity. If this is the case, SS may be less than 60 mV per decade. The key is the behavior of the NQS current, given by ∂Q F E ∂t . Clearly, extreme simplification assumptions were made in obtaining this result w.r.t. the MOS model: it was treated as a single, lumped capacitance. In reality, it is the surface potential hidden inside this lumped model that is of interest, not just the potential of the intermediate node of Fig. 6 . Two and three-dimensional effects were ignored. The details of the FET model are discussed next.
B. FET Simulation
While the conceptual model is helpful in arguing for the possibility of amplification and sub-60 mV/dec FET behavior, a more detailed accounting of the FET behavior requires simulation with an appropriate FeCap and FET model. The capacitive divider representing the full stack of the FET is illustrated in Fig. 7 . The behavior of the full FET with an applied triangularwave voltage waveform is simulated using the FeCap model of Sec. II with HSPICE. The resulting waveforms are illustrated in Fig. 8 . Regions of TNC are clearly evident: the voltage across the FeCap (green curve) exhibits brief "counter-trend" behavior, in which the voltage drops (rises) during periods when the applied gate voltage rises (drops). This is the same behavior as previously noted in Fig. 3 . The reduction in magnitude of the FeCap voltage implies that the potential at the linear capacitor node V ins must be increasing faster than the applied voltage. Viewed from the context of the conceptual model of Sec.III-A, there is a burst of current arising from the delayed FE polarization which rapidly charges the capacitors below the FeCap, increasing the potential at all floating nodes of Fig. 7 . This potential increase results in a reduction of voltage across the FeCap while its charge is increasing, i.e. TNC. Thus, in this view, TNC is seen as a side effect of amplification, not its cause. The reason that dψ dV g > 1 does not guarantee sub-60 SS long-channel behavior is due to the fact that regions of dψ dV g > 1 may not be aligned with sub-threshold values of the surface potential ψ, i.e. the V t of the FET is not properly selected. This is in fact seen in the current example, as shown in Fig.  10 . Fig. 7 . Strong hysteresis is observed in Id-Vg, and the SS is indeed below 60 mV/dec in both the forward and reverse sweep. Correspondingly, the P-V trajectory shows regions of TNC. Due to the placement of the FET Vt, however, the sub-60 region of the forward sweep takes place at very low current levels. In a real FET (with a BTBT leakage floor), sub-60 mV/dec SS would not have been observed in the forward direction.
C. Hysteresis
As seen in Fig. 10 , sub-60 mV/dec SS is accompanied by significant Id-Vg hysteresis. This is an inescapable result in the presence of polarization switching, resulting in an effective Vt-shift of the underlying FET. Virtually all published measurements of sub-60 mV/dec FETs show this strong correlation of SS improvement and Id-Vg hysteresis. Some reported works do indeed report hysteresis-free sub-60 mV/dec behavior, but a closer inspection reveals the behavior to be only approximately hysteresis-free. Measurements indicate that this is caused by a balance of trap-induced, clockwise hysteresis, and FE switching-induced counter-clockwise hysteresis. This effect is illustrated in Fig. 11 .
D. Frequency and Peak Voltage Dependence
The conceptual model of Sec. III-A suggests that the magnitude of voltage amplification depends on the NQS current. Since the proposed NQS current mechanism is simply a delayed polarization current, it is clear that SS should depend on the amount of switched polarization. Correspondingly, the SS behavior of the NCFET depends on the peak switching voltage (since the latter controls the amount of switched polarization ∆P ), but also on the rate at which the applied voltage across the NCFET changes, since the polarization dynamics can only keep up with applied voltage ramps that are not much faster than the polarization delay time. The dependence of the min SS of a single NCFET across a range of peak voltages is shown in Fig. 12 . Fig. 11 . The behavior of trap-induced (CW) and FE switching-induced (CCW) hysteresis is illustrated. At low peak Vg values (leftmost figure), no FE switching takes place and the hysteresis has a trap-like character. Conversely, at high peak Vg (rightmost figure), strong FE switching takes place, and the hysteresis has FE-like character. At intermediate voltages, there is a partial cancellation of the two hystereses, i.e. the Vt-shift induced by each is partially compensated. At a precisely chosen peak Vg, hysteresis appears to be fully canceled (though obviously only approximately so). Fig. 12 . The min SS obtained for an NCFET as a function of the peak Vg is shown. At low voltages, the SS is seen to be above 60 mV/dec, and no NCrelated enhancement is observed. As the peak voltage is increased, the min SS is reduced below 60 mV/dec, clearly showing NC-like behavior. Further increases in peak Vg result in increased SS however, as the response time of the FE polarization becomes significantly faster than the applied voltage waveforms. The measured SS vs. Id is shown in the inset.
The measured min SS vs. peak Vg follows a "U-shaped" curve, due to two competing effects. At low peak voltages, the voltage across the FeCap stays below the coercive voltage V c , thereby limiting FE domain switching, resulting in minimal (or no) ∆P , and a correspondingly negligible
of Eqn. 4. Under such circumstances, SS is expected to be > 60 mV/dec, and indeed measured data confirms this. As the peak voltage is increased, the min SS is seen to dip below 60 mV/dec, to as low as 30 mV/dec. In this regime, the voltage across the FeCap does exceed V c , and large values of ∆P and ∂Q F E ∂t are possible. Finally, further increases in the peak voltage show a gradually increasing min SS. In this regime, there is little or no further increase in the switched FE polarization (peak voltage in the FeCap far exceeds V c ). However, the higher field in the FeCap does result in faster domain switching. This increased switching rate with a fixed input waveform at the gate results in nearly Quasi-Static behavior of the FeCap, reducing the current overshoot in Fig. 5 and the corresponding NQS term in Eqn. 4 .
In general, it should be expected that the sub-60 SS behavior (or conversely, surface potential amplification) should be strongly frequency dependent, as illustrated in Fig. 13 . . Strong amplification is seen in a relatively narrow band around the peak, spanning about two decades in frequency. The bottom figure shows the measured min SS as a function of the measurement step time. A peak (trough) is observed in the min SS, with a witdth of about three decades.
The top plot of Fig. 13 shows the simulated amplification factor for a single NCFET, as a function of the frequency of the applied triangular waveform. There is a clear peak, with the amplification decaying at high frequencies (where domain switching is too slow), but also at very low frequencies, where the ferroelectric behavior is quasi-static (as discussed in the context of the peak-Vg dependence). The position of the peak is V g -dependent, due to the V g dependence of the FE domain switching speed. The simulated width of the amplification peak spans about two decades in frequency. This behavior is qualitatively reproduced in measured data, as shown in the bottom plot of Fig. 13 . The measured min SS is seen to be strongly frequency-dependent (the x-axis parameter is the voltage step time during the triangular ramp, serving here as a proxy for the inverse of the sweep frequency). It should be noted that the bandwidth of the measured sub-60 response is somewhat wider than that of the simulation, spanning about three decades (as compared to about two for simulation). This suggests that the modeled polarization dynamics are not capturing the full complexity of the FE behavior. One obvious modeling simplification is the notion that all the FE domains follow the same switching dynamics. There is no apriori reason for this, and it is not unreasonable to expect that domains with different threshold voltages will likewise have different switching dynamics. This is in fact evident in the measurements of [15] , which indicate that there is roughly one order of magnitude spread in switching times of various domains at the same applied voltage. This is one of several indications that treating the FeCap as a continuum is an oversimplification, and that explicitly accounting for domain discreteness is necessary.
E. Effect of Domain Discreteness
As mentioned in the previous section, treating the FE layer as a continuum is a great model simplification. In fact, HfZrO (and PZT) layers are granular, with a relatively small number of discrete ferroelectric domains. Polarization of the FE layer cannot change in a continuous fashion; it naturally occurs only in discrete jumps. Thus, it should not be surprising that measurements of SS frequently show "noisy" behavior that appears to be consistent with discrete domain switching. An example is shown in the inset of Fig. 12 , in which it can be seen that SS has a large random component under conditions in which sub-60 behavior is observed. This random component is not easily dismissed as measurement noise of low-level currents; the same current levels give rise to nearly noisefree SS under conditions in which SS > 60 mV/dec (Fig.  12 , inset: low peak-V g values in which no FE switching occurs have SS > 60 mV/dec and small noise; high peak-V g measurements result in sub-60 mV/dec, accompanied by significant SS noise). Additionally, the relatively large average grain size suggests that only a small number of FE domains can be present on a scaled FET. A typical finFET might have a gate area of approximately 3000 nm 2 (two fins); this would suggest an expectation value of fewer than 10-20 FE domains per FET. Not only is the number of FE domains expected to vary from FET to FET, but their size and threshold voltages as well. Thus, examining a statistical, multi-domain FeCap model is necessary. Following the Preisach [10] approach of treating FeCaps as collections of independent FE domains, a multidomain can be simply constructed as a parallel combination of a number of individual "hysterons," where the hysterons are represented by the ideal box-like P-V hysteresis relations. While the full impact of statistical variations is a subject worthy of further investigation, a case of specific interest is illustrated herein. The grain size distribution of [15] suggests that FeCaps consisting of a large domain and a collection of small domains are not unlikely. It is of particular interest then to see the electrical impact of switching a large domain. This is modeled (for example) by an FeCap in which 25% of the area is occupied by a single domain (a hysteron), while the remaining 75% consists of a large number of small domains. The collection of small domains is treated as comprising a continuum, rather than consisting of individual domains (this is done to highlight the effect of the single large domain).
It is clear from Fig. 14 that the presence of the large domain has a significant impact on the Id-Vg characteristics of the FET. Specifically, switching of the large domain produces a very strong TNC effect, resulting in a near-abrupt change in channel current (SS < 5 mV/dec). Had this large domain be subdivided into many smaller domains, the resulting current overshoot would have been distributed over many events, producing a more continuous, albeit much less dramatic drop in SS. Numerical experiments suggest that SS values much below 30 mV/dec are not achievable using the continuous model: large discrete domains appear to be necessary. The highly abrupt nature of the SS improvement seen in Fig. 14 is commonly observed in measurements. In fact, most measurements show discrete jumps in SS, rather than continuous sub-60 behavior, but only some demonstrate exceedingly low SS values, such as those of Fig. 14 . It is suggested here that these measurements correspond to FETs with a small number of large FE domains.
IV. DISTINGUISHING TNC FROM STABILIZED S-CURVE
Given the dramatic differences in CMOS applicability of FETs operating on a stabilized S-curve vs. those operating by FE switching, it is important to be able to clearly identify which type of sub-60 SS behavior is manifesting in a given experiment. A simple set of distinguishing conditions is shown in Table I .
In Table I , V F E is the peak voltage across the FE capacitor, V C is the coercive voltage, f is the sweep frequency, and f F E is the response frequency of the FE layer. In order to Table I , this requires sub-60 operation at low applied peak voltages (Peak V F E << V C ), at sufficiently high switching frequencies (f >> f F E ), and with no hysteresis. The voltage and hysteresis criteria are relatively straightforward to apply in measurements; the value of V C can be obtained from the P-V characteristics of the FE layer, and the peak voltage can be kept well below that value.
V. CONCLUSION AND FUTURE DIRECTION
A theoretical model of NCFETs which explains sub-60 mV/dec SS as a consequence of slow FE polarization switching has been proposed. The predictions of the model are in qualitative or even quantitative agreement with several classes of measured data. The measured data includes transient pulses across FE-DE stacks for various voltages and polarities, as well as measurements of NCFET SS across a wide range of voltage and sweep rate conditions. The key feature of the model is that the relatively slow FE domain switching dynamics result in NQS behavior of the FE layer. It was shown analytically that gate stacks with NQS components can exhibit voltage amplification, or equivalently, improved SS. The delay in the FE polarization response relative to the applied gate voltage produces NQS bursts of gate current, which can result in sub-60 SS. No explicit negative capacitance is required for this enhancement to take place. In fact, the quasi-static FE capacitance is shown to always be positive, even though voltage amplification in the gate stack implies a transient form of negative capacitance. It was also argued that the transient nature of this enhancement results in significant limitations w.r.t. the application of NCFETs to CMOS logic. Specifically, the FE polarization response time of HZO-based dielectric films is limited to the order of µs or slower, rendering sub-60 SS behavior at CMOS circuit speeds impossible. Furthermore, large applied voltages are generally required to produces sub-60 SS behavior; in order for FE domains to switch, the voltage across the FE layer must be comparable to the coercive voltage. For thin films (5nm or less), the coercive voltages are approximately 0.5V. Given the voltage division between the FE and DE layers, applied gate voltages significantly in excess of 1V are required for sub-60 SS, even for thin-film NCFETs.
It was furthermore shown that the discrete domain nature of FE films is responsible for the nearly abrupt jumps in drain current observed in some measured data. Individual domain switching events of large area domains result in large and sudden changes in polarization, leading to nearly abrupt changes in the drain current. NCFETs which contain a small number of large domains can manifest sub-60 SS even at very low sweep rates (i.e. nearly quasi-static), but still not at frequencies exceeded the response frequency of domain switching.
While the NQS model of NCFETs presented in this paper is in good agreement with observed FET behavior to date, this does not necessarily imply that sub-60 mV/dec SS is possible only by relying on delayed polarization switching. The desired NCFET based on the stabilized S-curve may be independently achievable. However, it is important to distinguish polarization switching NCFETs from stabilized S-curve NCFETs when analyzing measured data. For this purpose, a set of guidelines has been presented, suggesting how to distinguish transient NC from the desired stabilized S-curve. Specifically, in order to be confident in the S-curve interpretation of a measured sub-60 mV/dec SS, the experiment must prevent any possibility of FE domain switching. This includes operating at low voltages (well below the coercive voltage of the FE layer) and at frequencies much higher than the response frequency of the FE domains. If sub-60 mV/dec SS is indeed observed under conditions which preclude FE switching, it will be possible to claim that stabilized S-curve operation has in fact been achieved.
